SCCI Digital Library and Forum

Menu

Home
About Us
Video Library
eBooks
SCCI Forum

Home » Applied Sciences » Computer Science » Computer Engineering » Advanced Computer Architecture-II (V-U) » Tomasulo's Approach (V-U)

Tomasulo's Approach (V-U)

Course:Advanced Computer Architecture-II (V-U)
Discipline:Applied Sciences
Institute:Virtual University
Instructor(s): Dr. M. Ashraf Chughtai
Level:Graduate

Advanced Computer Architecture-II (V-U)

A Simple Network, Network Topology, Internetworking (V-U)
Basics of Computer Hardware Design, Single Cycle Design: Data Path Design, Control Design (V-U)
Cache Performance Metrics, Cache Designs, Addressing Techniques (V-U)
Cache Performance, Reducing Miss Penalty (V-U)
Case Studies (V-U)
Classification of Cache Misses, Reducing Cache Miss Rate (V-U)
Concept of Cache Memory, Principle of Locality, Cache Addressing Techniques (V-U)
ISA Taxonomy, Memory Addressing Modes, Types of Operands, Types of Operations (V-U)
Correlating Branch Predictors, Tournament Predictor (V-U)
Key Components of Pipeline Datapath (V-U)
Disk Storage Systems, Interfacing Storage Devices (V-U)
Limitations of ILP (V-U)
DSP Media Operations, ISA Performance Putting it all Together (V-U)
Longer Pipelines – FP Instructions, Loop Level Parallelism, FP Loop Hazards (V-U)
Dynamic Branch Prediction, Branch Prediction Buffer (V-U)
Main Memory Performance, Virtual Memory Performance (V-U)
Eliminating Dependent Computations, Software Pipelining, Trace Scheduling, Superblocks (V-U)
Multiprocessor Cache Coherence, Enforcing Coherence, Performance of Cache Coherence Schemes (V-U)
Example of Invalidation Scheme, Coherence in Distributed Memory Architecture (V-U)
Parallel Processing, Parallel Processing Architectures (V-U)

Sialkot Chamber of Commerce & Industry P.O. Box 1870, Shahrah-e-Aiwan-e-Sanat-o-Tijarat, Sialkot City 51310 – Pakistan

Facebook Twitter Instagram

Need help?

+92-52-4261881-3

sialkot@scci.com.pk

Copyright © 2026 SCCI Digital Library and Forum | All Right Reserved. Developed By FARAZ SALEEM